Design of synchronous digital systems: timing diagrams, propagation delay, latches and flip- flops, shift registers and counters, Mealy/Moore finite state machines, Verilog, 2-phase clocking, timing analysis, CMOS implementation, S-RAM, RAM-based designs, ASM charts, state minimization.

Prerequisites: ECE 15A and ECE 2A or ECE 10A & ECE 10AL with a minimum grade of C- in each course; or Computer Science 30 or 64 with a minimum grade of C- in each course; open to electrical engineering, computer engineering, and computer science majors only.

5

Units

Letter

Grading

1, 2

Passtime

None

Level Limit

Engineering

College
Unlocks ECE 252B ECE 152B ECE 257A ECE 122A ECE 153B ECE 154A
These majors only ee
T B A
No info found
HFH 1124
R
13:00 PM - 15:50 PM
0 / 0 Closed
HFH 1124
W
16:00 PM - 18:50 PM
8 / 30
HFH 1124
W
13:00 PM - 15:50 PM
0 / 0 Closed
HFH 1124
R
19:00 PM - 21:50 PM
0 / 0 Closed
HFH 1124
T
13:00 PM - 15:50 PM
10 / 30
HFH 1124
M
19:00 PM - 21:50 PM
10 / 30
See All
Spring 2026 . T B A
BUCHN1920
M W
15:30 PM - 16:45 PM
Winter 2024 . Kim B
ED 1213
T R
09:30 AM - 10:45 AM
See All
ECE 152A Li P Spring 2025 Total: 76
ECE 152A Strukov D B Winter 2025 Total: 95
ECE 145B
0 / 29 Closed
Communication Electronics II
Jim Buckwalter 4.4
T R
14:00 PM - 15:15 PM
ECE 146B
2 / 30 Enrolled
COMMUNICATION SYSTEMS DESIGN
Mostofi Y C
M W
11:00 AM - 12:15 PM
ECE 147B
30 / 30 Full
Digital Control Systems - Theory and Design
Katie Byl 3.9
M W
15:30 PM - 16:45 PM
ECE 149
37 / 58 Enrolled
Game Theory for Networked Systems
Jason Marden 4.6
T R
14:00 PM - 15:15 PM
ECE 154B
39 / 59 Enrolled
Advanced Computer Architecture
Dmitri Strukov 4.2
M W
09:30 AM - 10:45 AM
ECE 157B
30 / 45 Enrolled
Artificial Intelligence in Design and Test Automation
Li-C Wang 4.3
M W
17:00 PM - 18:15 PM