Practical issues in VLSI circuit design, pad/pin limitations, clocking and interfacing standards, electrical packaging for high-speed and high-performance design. On-chip noise and crosstalk, clock and power distribution, architectural and circuit design constraints, interconnection limits and transmission line effects.

Prerequisites: ECE 124A or ECE 123 or ECE 122A with a minimum grade of C-.

4

Units

Letter

Grading

1, 2, 3

Passtime

None

Level Limit

Engineering

College
THEOGARAJAN L
No info found
See All
Spring 2024 . Brewer F
PHELP2532
T R
17:00 PM - 18:15 PM
Winter 2025 . Brewer F
HSSB 1173
T R
17:00 PM - 18:15 PM
See All
ECE 122B Brewer F Winter 2025 Total: 25
ECE 122B Brewer F Spring 2024 Total: 7
See All
ECE 122B
17 / 60 Enrolled
VLSI Architecture and Design
Luke Theogarajan 4.2
M W
14:00 PM - 15:15 PM
ECE 120A
40 / 40 Full
Integrated Circuit Design and Fabrication
Mirin R
M W
09:30 AM - 10:45 AM
ECE 130A
8 / 90 Enrolled
Signal Analysis and Processing
Pradeep Sen 3.2
M W
12:30 PM - 13:45 PM
ECE 135
20 / 30 Enrolled
Optical Fiber Communications
Moody G A
T R
11:00 AM - 12:15 PM
ECE 136B
15 / 30 Enrolled
Optics and Imaging
Spencer Smith 2.9
M W
15:30 PM - 16:45 PM
ECE 137A
39 / 66 Enrolled
Circuits and Electronics I
Mark Rodwell 3.0
M W
11:00 AM - 12:15 PM
ECE 141A
8 / 10 Enrolled
Introduction To Nanoelectromechanical and Microelectromechanical Systems(NEMS/MEMS)
Pennathur S
T R
11:00 AM - 12:15 PM